Designing embedded systems is a challenging task during which wrong choices can lead to extremely costly re-design loops, especially when these wrong choices are made during the algorithm specification and the mapping over the selected architecture. In this paper we propose a high-level approach for design space exploration, using a usual standard language as input. More precisely we present the two first steps of the Design Trotter framework: (i) the specification step and its underlying internal model (HCDFG: Hierarchical and Control Data Flow Graph) and (ii) the characterization step which takes place very early in the design flow. Indeed, once transformed into our internal representation, the specification is rapidly and automatically characterized and explored at the algorithmic level. The framework provides the designer with metrics so that he can evaluate, very early in the design process, the impact of algorithmic choices on resource requirements in terms of processing, control, memory bandwidth and potential parallelism at different levels of granularity. The overall aim of our approach is to improve the algorithm/architecture matching that sorely influences the implementation efficiency in terms of silicon area, performances and energy consumption. We give examples which illustrate how designers can refer to the outcomes of the Design Trotter framework in order to select or build suitable architectures for specific applications.
Introduction
The context of our work is the hardware/software codesign of embedded multimedia applications. In this domain, algorithmic and architectural choices have a strong impact on the power vs. performance trade-off, which is a key issue regarding the evolution of mobile electronic devices. Thus, designers have to face a number of challenges. Three main situations can be considered: (i) a chosen target architecture must be used, in that case optimizations have to be carried out on the specification and its implementation; (ii) the specification cannot be changed, in that case optimizations have to be performed on the architecture which has to be selected and/or tailored to match the specification and (iii) neither the specification nor the architecture are fixed, in that case optimizations have to be performed on the two aspects, using feedbacks between them. In all cases the designer needs relevant knowledge about the specification in terms of operation granularity, potential parallelism, orientation (processing, control, memory) and data locality (memory hierarchy).
Consequently, a fast automated exploration process is required to alleviate the designer from the tedious task consisting in the evaluation of a large number of potential solutions, based on the previously mentioned algorithmic options.
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We tackle this problem by considering a highlevel algorithmic approach using a standard procedural language (currently the C language) for specifying the application. This specification is then automatically transformed into a completely graph-based model (HCDFG) which enables a fast and automatic characterization and exploration of the application in terms of algorithmic options. Namely we consider a system as event-based at the highest levels of hierarchyHierarchical Finite State Machines (HFSMs) or taskgraphs (TG)-encapsulating function calls. These functions are described with Hierarchical and Control Data-flow Graphs (HCDFGs), presented in this paper. It is the responsibility of the designer to choose the granularity of the specification, and therefore his responsibility to choose what should be described by means of HFSMs/task-graphs and HCDFGs. However, since this task is not trivial the designer can use the characterization step (presented in Section 5) to get metrics about the control or data-flow orientation of the functions and iterate towards the most appropriate separation. It is worth noting that tools are available for simulation, formal proof and code generation at the event-based level. The goal of our work is to perform automatically and rapidly the tedious algorithmic exploration for the functions called from the event-based level.
Overview of the Design Trotter Framework
The work presented in this paper is part of a complete design framework called Design Trotter [1] . Design Trotter is a set of cooperative tools which aim at guiding embedded system designers early in the design flow by means of design space exploration, as summarized in Fig. 1 . It operates at a high-level of abstraction (algorithmic-level). Firstly the different functions of the applications are explored separately. For each function, the two first steps (presented in this paper) include the construction of the graph (HCDFG model) and the characterization by means of metric computations. Then a scheduling step, presented in [1] is performed for all the data-flow graphs and loop nests within the functions. The design space exploration is performed by means of a large set of time constraints (e.g., from the critical path to the sequential execution). Finally, the results are combined to produce trade-off curves (number of resources vs. number of cycles). The scheduling process offers different options including the balance between data-transfers and data-processings and the use of loop unrolling to meet time constraints. After the intra-function scheduling, an inter-function scheduling step [2] , based on the previous trade-off curves, can be performed if some of the functions can be executed concurrently. Then a projection step enables the exploration of the design space targeting reconfigurable architectures (FPGAs) [3, 4] and processors (HW and SW projections in Fig. 1 respectively) . Finally results can be used within our HW/SW partitioning and real-time scheduling tool [5] .
The rest of the article is organized as follows: in Section 2 we give an overview of existing specification models and characterization tools. We expose the contributions of our paper for both specification, internal representation model and characterization aspects. Sections 3, 4 and 5 detail these points respectively. In Section 6 we present some results of the characterization step showing the interest of the proposed method. Finally in Section 7 we conclude about our work and present some perspectives.
Related Work

Part 1: Specification
One of the first issue when designing a system is its specification. Specifying a system is a complex task which can have a major influence on the subsequent steps of the design flow. Choosing a specification model can, for example, stress more or less hardware vs. software orientations, event-based vs. data-flow based approaches, data-processings vs. data-transfers. Granularity is another important feature which greatly influences the possibilities of the exploration process. For example a fine grain granularity specification focusing on implementation details usually enables very accurate results at the cost of long exploration processes. It is crucial to control these aspects and not to be restricted to one level of granularity (for subsequent steps such as characterization, cf. Section 5.
2.1.1. Existing Work for Specification. Generally, existing design approaches consider only a partial design flow. The decomposition of the design flow results from the architectural target and/or from the type of data processed by the application. We can mention control oriented models [6] [7] [8] [9] , data-flow models [9, 10] , Khan process networks [11] , and Ptolemy domains (e.g., DE, DF) [12] .
